Xhibit

## 27F256 256K ( \_K x 8) CMOS FLASH MEM

- Flash Electrical Chip-Erase , to - 1 Second Typical Chip-Erase 710sec.
- Quick-Pulse Programming™ - 100 μs Typical Byte-Program
  - 4 Second Chlp-Program
- EPROM-Compatible 12.75V Vpp Supply
- 100 Erase/Program Cycles
- **High-Performance Speeds** 170 ns Maximum Access Time
- **Low Power Consumption** — 100 μA Maximum Standby Current

- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - ± 10% V<sub>CC</sub> Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™ Flash-Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
  - 28-Pin "Windowless" Cerdip

(See Packaging Spec., Order #231369)


Intel's 27F256 CMOS flash-memory offers the most cost-effective and reliable alternative for updatable nonvolatile memory. The 27F256 adds electrical chip-erasure and reprogramming to familiar EPROM technology. Memory contents can be erased and reprogrammed: in a test socket; in a PROM-programmer socket; onboard during subassembly test; in-system during final test; and in-system after-sale. The 27F256 increases memory flexibility, while contributing to time- and cost-savings. The 27F256 is targetted for alterable codeor data-storage applications where EPROM ultraviolet erasure is impractical or time consuming. The 27F256 can also be applied where traditional EEPROM functionality (byte-erasure) is either not required or not cost-effective.

The 27F256 is a 256-kilobit nonvolatile memory organized as 32768 bytes of 8 bits. Intel's 27F256 is offered in a 28-pin "windowless" cerdip package. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Intel's 27F258 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 170 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100 microamps translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 milliamps on address and data pins, from -1V to  $V_{CC} + 1V$ .

With Intel's ETOX™ (EPROM tunnel oxide) process base, the 27F256 levers years of EPROM exporionce to yield the highest levels of quality, reliability, and cost-effectiveness.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel preduct. No other circuit patent ases are implied. Information contained herein supersedes previously published specifications on these devices trum listel © Intel Corporation, 1988



Pin N <sub>s</sub> _s						
Λο-Λια	Address Inputs					
DQ <sub>0</sub> -DQ <sub>7</sub>	Data Input/Output					
CE	Chip Enable					
ŌĒ	Output Enable					
A <sub>14</sub> /WE	Addross/Writo Enablo					
V <sub>PP</sub>	Program/Erase Power					
Vcc	Device Power					
V <sub>SS</sub>	Ground					

Figure 2. Cerdip (D) Pin Configuration

Table 1. Pin Description

Symbol	Туре	Name and Function
Ao-A13	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/ OUTPUT	DATA INPUT/OUTPUT: Inputs data during momory writo cyclos; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a writo cyclo.
CE	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders, and sense amplifiers. CE is active low; CE high deselects the memory device and reduces power consumption to standby levels.
ÖĒ	INPUT	OUTPUT ENABLE: Gates the device's output through the data buffers during a read cycle. OE is active low.
A <sub>14</sub> /WE	INPUT	ADDRESS/WRITE ENABLE are multiplexed to maintain EPROM pinout compatibility. With Vpp high, A <sub>14</sub> /WE functions as the write control pin. With Vpp low, A <sub>14</sub> /WE functions as an address input line. WE is active low. Addresses are latched on the latting edge of WE. Data is latched on the rising edge of the WE pulse. Note: With Vpp = VppL, memory contents cannot be altered.
V <sub>РР</sub>		ERASE/PROGRAM POWER SUPPLY for writing the command register, erasing the entire array, or programming bytes in the array.
Vcc		DEVICE POWER SUPPLY (5V ± 10%)
V <sub>SS</sub>		GROUND

290157-1

þ

#### **APPLICATIONS**

The 27F256 flash-memory adds electrical chip-orasure and reprogrammability to EPROM non-volatility and ease of use. As such, the 27F256 is ideal for storing code or data-tables in embedded control applications where periodic updates are required.

The need for code updates pervades nll phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 27F256 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erasure and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erasure L. Id reprogramming, the 27F256 is soldered to the circuit board. Test codes are programmed into the 27F256 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 27F256's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system func-

tionality, prompt after-\_\_\_d code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards. The service technician performs the twenty-minute ultraviolet erasure and reprogramming on-site, or returns boards to the factory for rework. An alternate approach is to use one-time-programmable EPROMs. The service technician removes the "old" devices and replaces them with updated versions. The used components are discarded.

Designing with the in-circuit alterable 27F256 eliminates sockeled memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 27F256, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

A high degree of on-chip feature integration simplifies memory-to-processor interlacing. Figure 3 illustrates the interlace between the MCS-51 microcontroller and one 27F256 flash-memory in a minimum chip-count system. Figure 4 depicts two 27F256s tied to the 80C186 system bus. In both instances, the 27F256's architecture minimizes interlace circuitry needed for complete in-circuit updates of memory contents.

With cost-effective electrical erasure and reprogramming, the 27F256 fills the functionality gap between traditional EPROMs and EEPITOMS. EPHOM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory floxibility and satisfy the need for updatable-code-storage in today's designs.

8001 5751EM A<sub>1</sub>--, DO<sub>8</sub>--Di DO<sub>0</sub>-1

#### PRINCIPLI

Flash-mornory in-circuit electory 27F256 introduthis new funcfor: 100% 11 plies during a mum EPROM

In the absence 27F256 is a replotely road of 27256 and 2 external men EPROM read, Identifier of 1 to 27F256 and 1 to 27F256 and 2 to 27F256 an





Figure 3. 27F256 in an MCS-51 System

relied reviomoval of e service ultraviolet r returns rnate ap-EPROMs. devices The used

256 elimi-I material associatcode up---connecin link.

on simplire 3 illusnicroconminimum 27F256s nstances, rlace cirdates of



----

Figure 4. 27F256 in an 80C186 System

ogrameen om-...acing, to easily need for

## PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 27F256 Introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the Vpp pin, the 27F256 is a read-only memory. The 27F256 is completely read-compatible with the industry-standard 27256 and 27C256 EPROMs. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and intelligent Identifier operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the Vpp pin. In addition, high voltage on Vpp enables erasure and programming of the device. All functions associated with altering memory contents—intoligent Identifier, erase, orase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent Identifier codes, or output data for erase and program verification.

	Pina						A14/	
	Operation	V <sub>PP</sub> (1)	Ao	Ag	ĊĒ	ÖĒ	ŴΕ	DO <sub>0</sub> -DO,
	Read	VPPL	Ao	Ag	VIL	VIL	A <sub>14</sub>	Data Out
READ-ONLY	Output Disable	VPPL	×	X	VIL	VIH	VIH	Tri-state
ğ	Standby	V <sub>PPL</sub>	X	×	Vpi	×	×	1ri-stato
Æ	inteligent ID™ Manufacturer (2)	VppL	VIL	V <sub>ID</sub> (3)	VIL	VIL	VIL	Data = 89H
	Inteligent IDTM Device (2)	VppL	VIH	V <sub>ID</sub> (3)	VIL	VIL	VIL	Data = 91H
	Read	V <sub>PPH</sub>	Ao	Ag	VIL	٧n	VIH	Data Out (4)
READ/ WRITE	Output Disable	V <sub>PPH</sub>	х	х	VIL	VIH	V <sub>IH</sub>	Tri-state
ã¥	Standby (5)	V <sub>PPH</sub>	×	х	VIH	х	X	Tri-state
	Write	V <sub>РРН</sub>	Ao	Ag	VIL	VIH	VIL	Data In (6)

···-

- V<sub>PPL</sub> may be ground, a no-connect with a resistor tied to ground, or ≤V<sub>CC</sub> +2.0V. V<sub>PPH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>PP</sub> = V<sub>PPL</sub>, memory contents can be read but not written or
- Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3.

3.  $11.5V \le V_{1D} \le 13.0V$ .

- Read operations with Vpp = VppH may access array data or the inteligent IDTM.
- 5. With Vpp at high voltage, the standby current equals Icc + Ipp (standby).
- 6. Refer to Table 3 for valid Data-In during a write operation.

7. X can be Va or Vas.

The command register is only alterable when Vpp is at high voltage. Depending upon the application, the system designer may choose to make the Vpp power supply switchable—available only when memory updates are desired. When high voltage is removed, the contents of the register default to the read command, making the 27F256 a read-only memory. Memory contents cannot be altered.

Write-Enable control is multiplexed with A14 to preserve compatibility with EPROM lootprints. When Vpp equals VppH, A14/Write-Enable functions as the Write-Enable pin. When Vpp equals Vppt, A14/ Write-Enable is an address input line. The lowest order register bit contains the A14 information. In this manner, the 27F256 operates in a page-addressed fashion when Vpp equals VppH-

The system designer may choose to "hard-wire" Vpp, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 27F256 is designed to accomodate either design practice, and to encourage optimization of the processor-memory interface.

## **BUS OPERATIONS**

#### Read

The 27F256 has two control functions, both of which much be logically active, to obtain data at the outputs. Chip-Enable (CE) is the power control and should be used for device selection. Output-Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 7 illustrates read timing waveforms.

The read operation only accesses array data when Vpp is low (VppL). When Vpp is high (VppH), the read operation can be used to access array data, to output the inteligent Identifier™ codes, and to access data for program/erase verification.

#### **Output Disable**

With Output-Enable at a logic-high level (VIH), output from the device is disabled. Output pins are placed in a high-impedance state.

#### atandby

tth Chip Enat poration disal nd substantia on. The outp ale, indeper The 27F256 amming, or avico, rlraws rminated.

#### iteligent ic

ne inteligent cturer code 'amming eq evice with i gorithms.

'ith Chip-Ena vel, raising A ites the oper . and 0001H re e device cod

> no manufact iail via the ci o 27F256 is at system. F and register. Jiputs the m **Idress** 00011

#### -Vrite

evice erasur a the comm: ied to the \ ∌rve as inpu ale-machine ∌vice.

he command 'essable me sed to store ata informatihe command mable to log low. Addro: Write-Enat sing edge c \*croprocesso

he three high ade the contr t (R0) contain

## 10-DQ7

ata Out

ri-state

a = 89H

a = 91H la Out (4)

ri-state

ri-slate ata In (6)

ing voltage of written or

e 3.

th of which at the outontrol and put-Enable I be used sendent of and timing

data when i), the read ata, to out-

/IH), output

#### Standby

With Chip-Enable at a logic-high lovel, the standby operation disables most of the 27F256's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedence state, independent of the Output-Enable signal. I the 27F256 is doselected during erasure, programming, or program/erase verification, the levice draws active current until the operation is erminated.

#### nteligent IdentifierTM

The inteligent Identifier operation outputs the manuacturer code (89H) and device code (91H). Protramming equipment automatically matches the levice with its proper erase and programming ulgorithms.

Vith Chip-Enable and Output-Enable at a logic low avel, raising A9 to high voltage (11.5V-13.0V) acticles the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and he device code, respectively.

he manufacturer- and device-codes can also be ad via the command register, for instances where the 27F256 is erased and reprogrammed in the target system. Following a write of 80H to the command register, a read from address location 0000H without the manufacturer code (89H). A read from iddress 0001H outputs the device code (91H).

#### **≕**Write

ris the command register, when high voltage is applied to the Vpp pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to logic-low level (VIL), while Chip-Enable is low. Addresses are latched on the falling edge with the command register is a latched on the prising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

The three high-order register bits (R7, R6, R5) encode the control functions. The towest-order register bit (R0) contains the A14 information. All other regis-

ter bits, R4 to R1, must be zero. The only exception is the reset command, when FFH is written to the register. Register bits R7-R0 correspond to data inputs D7-D0.

Refer to AC Write Characteristics and the Erase/ Programming Wavelorms for specific timing parameters.

## COMMAND DEFINITIONS

When low voltage is applied to the Vpp pin, the contents of the command register default to 00H, enabling read-only operations. Placing high voltage on the Vpp pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 27F256 register commands.

## Read Command (Page 0/Page 1)

While Vpp is high, for erasure and programming, memory contents can be accessed via the read command. When accessing array data with the read command, the A14 address information is written into bit zero (R0) of the command register. In effect, this divides the device into 16-kilobyte pages (page 0 and page 1).

The read operation (page 0) is initiated by writing 00H into the command register. Microprocessor road cyclos rotrieve array data from the lower 16-kilobyte page of mornory. The device romains enabled for reads (page 0) until the command register contents are altered. By writing 01H to the command register, read cycles access data from the upper 16-kilobyte page (page 1) of memory.

The default contents of the register upon Vpp power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the Vpp power transition. Where the Vpp supply is hard-wired to the 27F256, the device powers-up and remains enabled for reads (page 0) until the command-register contents are changed. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

## int<sub>e</sub>ligent Identifier™ Command

Flash-memories are Intended for use in applications where the local CPU alters memory contents. As such, manufacturer and device-codes must be accessible while the device rosides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not desired system-design practice.

7

Command Cycle		Firs	Bus Cycle		Second Bus Cycle			
Command	Req'd	Operation(1)	Address(2)	Data(3)	Operation(1)			
Read Memory				<del></del>			Data.	
a. Page 0	1	Write	×	00H				
b. Page 1	1	Write		01H				
Read inteligent IDTM	1	Write	×	80H				
Set-up Erase/Erase(4)	2	Write	×					
Erase Verity(4)			<del>^</del>	20H	Write	X	20H	
a. Page 0	2	Write	EA	A0H				
b. Page 1	2	Write	EA		Read	X	EVD	
Set-up Program/Program(5)			EA	A1H	Read	X	EVD	
a. Page 0	2	Write						
b. Page 1	2	Write		40H	Write	PA	PD	
Program Verify(5)		Wille	X	41H	Write	PA	PD	
a. Page 0	2	Write						
b. Page 1	2		X	СОН	Read	X	PVD	
Reset(6)		Write	X	CIH	Read	×	PVD	
	2	Write	X	FFH	Write	X	FFH	

#### NOTES:

- 1. Bus operations are defined in Table 2.
- 2. EA Address of memory location to be read during erase verify.
- PA = Address of memory location to be programmed.
- Addresses are latched on the falling edge of the Write-Enable pulse.
- 3. EVD Data read from location EA during erase verity.
- PD = Data to be programmed at location PA. Data is interned on the rising edge of Witte Enable. PVD = Data read from location PA thiring program verily. PA is latched on the Program communit.
- 4. Figure 6 illustrates the Quick-Eraso M Algorithm.
- 5. Figure 5 illustrates the Oulck-Pulse Programming M. Algorithm.
- 6. The second bus cycle must be followed by the desired command register write.

The 27F256 contains an inteligent Identifier™ operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 80H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of 91H. To terminate the operation, it is necessary to write another valid command into the register.

## Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e. Erase-Verity Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when high voltage is applied to the V<sub>PP</sub> pin. In the absorbed of this high voltage, momery contents are protected against erasure. Refor to AC Erase Characteristics and Waveforms for specific timing parameters.

## **Erase-Verify Command** (Page 0/Page 1)

The erase command erasos all hytes of the array in parallel. After each erase operation, all bytes must

be ventied. initiated by w-Eraso vonly the register. must be supp of the Write-: nates the era Write-Enable

The 27F256 voltage to th the addresse are erased.

The erase-v command relatch its ago byte in the return FFH is accessor. must be will boundary.

In the case erase opera Eraso/Erase address of the array has ploto. This is the verify or command : register, Fig. trales how r: bined to por Rotor to Ar for specific :

#### Set-up Pr (Page 0/F

Set-up prog stages the n (page 0) or performs in latches the register to s.

Once the c the riext Wi an active pre ternally later able pulse. edge of the Write-Enable tion. The pro next rising r program-vor Characteristi parameters.

ycle
s(2) Data(3)

20H

EVD

EVD

PD

PD

PVD

PVD

FFH

be verified. The erase verify opera. (page 0) is initiated by writing AOH into the command register. Erase verify (page 1) is started by writing A1H into the register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 27F256 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte Indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the 16-kilobyte page until a byte does not return FFH data, or the last address in the page is accessed. The erase-verify (page 1) command must be written to the register to cross the page boundary.

In the case where FFH data is not read, another wase operation is performed. (Roler to Sol-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 8, the Flash-Erase® Algorithm illustrates how commands and bus operations are combined to perform electrical erasure of the 27F256. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

# Sel-up Program/Program Commands (Page 0/Page 1)

Sel-up program is a command-only operation that stages the device for byte programming. Writing 40H (page 0) or 41H (page 1) into the command register performs the set-up operation. The register write latches the A14 information into bit zero (R0) of the register to select the desired 16-kilobyte page.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

orified

Program-Verify Comman...
(Page 0/Page 1)

The 27F256 is programmed on a by

The 27F256 is programmed on a byto-by-byto basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verily operation (page 0) is initiated by writing COH into the command register. Program verily (page 1) is entered by writing C1H into the register. Bit zero (R0) of the register represents A14, selecting one of the two 16-kilobyte pages. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verily operation stages the device for verification of the byte last programmed. No new address information is latched.

The 27F256 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming than proceeds to the next desired byte location. Figure 5, the 27F256 Oulck-Pulse Programming 1<sup>th</sup> Algorithm, Illustrates how commands are combined with bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

### **Reset Command**

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be attered. A valid command must then be written to place the device in the desired state.

#### QUICK-PULSE PROGRAMMINGTM ALG "RITHM

The Quick-Pulse Programming IM algorithm usos programming operations of 100 microsecond duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with Vpp at high voltage. Figure 5 illustrates the Quick-Pulse Programming algorithm.

e command egister. The edge of the th the rising . Erase-Veri-

ed by execunot accidenoccur when the absence re protected varacteristics meters.

I the array in bytes must




Figure 5, 27F256 Quick-Pulse Programming™ Algorithm

UICK-

٠٠٠.

of a Our retrical am em rick-Pul ously r

esure t F256 i lading aly be

niform ammin rata = uick-Pu ately fo

rase experation turess ie last i puntere umber flicione last i rase opression re allowans occally occuluick-Er

**DESIG** 

#### Two-L

Flash-m rays Int modate trol prov

- a) the t
- b) comp will r

To effic dress-di while it memorithat onl puts, w power s

#### QUICK-ERASETM ALGORITHM

ntel's Quick-Erase algorithm yiolds last and rolinblo liectrical erasure of memory contents. The algolithm employs a closed-loop flow, similar to the buick-Pulse Programming™ algorithm, to simultateously remove charge from all bits in the array.

rasure begins with a road of memory contents. The 7F256 is erased when shipped from the factory, leading FFH data from the device would immedially be followed by device programming.

nilorm and reliable erasure is ensured by first proramming all bits in the device to their charged state Data = 00H). This is accomplished, using the nuck-Pulse Programming algorithm, in approxitately four seconds.

rase execution then continues with an initial erase peration. Erase verification (data = FFH) begins at iddress 0000H and continues through the array to he last address, or until data other than FFH is enpuntered. With each erase operation, an increasing number of bytes verify to the erased state. Erase 'fficiency may be improved by storing the address of the last byte verified in a register. Following the next wase operation, verification starts at that stored address location. A total of sixty-four erase operations are allowed, which corresponds to approximately ten seconds of cumulative erase time. Erasure typically occurs in one second. Figure 6 illustrates the Oxick-Erase Algorithm.

#### DESIGN CONSIDERATIONS

#### Two-Line Output Control

Flash-memories are often used in larger memory arrays intel provides two read-control inputs to accomodate multiple memory connections. Two-line control provides for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an addest-decoder output should drive chip-enable, while the system's read signal controls all flashmemories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

#### Power Supply Decoupling

Flash-monory power-switching characteristics require careful device decoupling. System designers are interested in three supply current (I<sub>CC</sub>) issues—standby, active and transient current peaks produced by falling and rising edges of Chip-Enable. The capacitive and inductive loads on the device outputs determine the magnitudes of those peaks.

Two-line control and proper decoupling capacitor selection will supress transient voltage peaks. Each device should have a 0.1  $\mu F$  ceramic capacitor connected between VCC and VSS, and between Vpp and VSS.


Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a 4.7µF electrolytic capacitor should be placed at the array's power supply connection, between VCC and VSS. The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

## **Vpp Trace on Printed Circuit Boards**

Programming flash-momorios, while they reside in the larget system, requires that the printed circuit board designer pay attention to the Vpp power supply trace. The Vpp pin supplies the memory cell current for programming. Use similar trace width and layout considerations given the V<sub>CC</sub> power bus. Adequate Vpp supply traces and decoupling will decrease Vpp voltage spikes and overshoots.

#### Power Up/Down Sequencing

The 27F256 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. The 27F256 powers-up in its read-only state. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, it is recommended that VCC reach its steady-state value before raising Vpp above VCC + 2.0V, in addition, upon powering-down, Vrps should be below VCC + 2.0V, before lowering VCC.



## ISOLUTE MAX

arating Tomporatur
luring Read .....
luring Erase/Progr
inperature Under B
rago Tomporaturo
tage on Any Pin w
despect to Ground
supply Voltage v
despect to Ground
uring Erase/Progr
C Supply Voltage v
Respect to Ground
itput Short Circuit C

#### ITES:

Operating temporature Minimum D.C. Impair visioning D.C. voltage of Maximum D.C. voltage Output shorted for no

## PERATING CC

Symbol	
TA	Or
Vcc	Vc

## J.C. CHARACTI

Symbol	
l[i	Inpu
l <sub>L</sub> O	Out
Iccs	Vcc
lcc1	Vcc
I <sub>CC2</sub>	Vcc

## ABSOLUTE MAXIMUM RAT...GS

During Read
'emperature Under Bias 10°C to +80°C
ilorage Temperature65°C to + 125°C
follage on Any Pin with Respect to Ground2.0V to +7.0V(2)
oltage on Pin Ag with Respect to Ground2.0V to + 13.5V(2.3)
pp Supply Voltage with Respect to Ground During Erase/Program 2.0V to + 14.0V(2.3)
CC Supply Voltage with Respect to Ground2.0V to +7.0V(2) Autout Short Circuit Current

\*Notice: Stresses above those i. under "Absolute Maximum Ratings" may cause permanent damago to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

#### KOTES:

Operating temperature is for commercial product defined by this specification.

1. Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20ns. faximum D.C. voltage on output plns is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20ns. Maximum D.C. voltage on Aq or V<sub>PP</sub> may overshoot to +14.0V for periods less than 20 ns.

1. Output shorted for no more than one second. No more than one output shorted at a time.

## *<u>OPERATING CONDITIONS</u>*

Symbol	Parameter	Limits		Unit	C
		Min	Max	1 01111	Comments
TA	Operating Temperature	0	70	·c	For Read-Only and Road/Write Operations
Vœ	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

## D.C. CHARACTERISTICS-TTL/NMOS COMPATIBLE

Symbol	Parameter Limits Unit Min Max	Helt	Tool Condition	
		Test Conditions		
lu	Input Leakage Current	± 1.0	μА	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
lo	Output Leakage Current	± 1.0	μА	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
locs	V <sub>CC</sub> Standby Current	1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE = V <sub>H</sub>
l <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	30	mA	V <sub>CC</sub> = V <sub>CC</sub> max
lcc2	V <sub>CC</sub> Programming Current	30	mA	CE = V <sub>IL</sub> Programming in progress

.... നശ്ര

VppL

Vpp du Operati

Symbol	Parameter		Limits	Unit		1	1
37111001	Parameter	Min	Max	Unit	Test Conditions	3ymbol	
ါငငာ	V <sub>CC</sub> Erase Current		30	mA	CE = V <sub>IL</sub> Erasure in progress	lcc1	V <sub>CC</sub> A
IPPS	Vpp Standby Current		1.0	μΛ	Vpp · · VppL	ICC2	V <sub>CC</sub> P
l <sub>PP1</sub>	Vpp Read Current		200	μА	Vpp = VppH		
IPP2	Vpp Programming Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in progress	lcc3	V <sub>CC</sub> E
lp <b>p3</b>	Vpp Erase Current		30	mA	Vpp = VppH	<u>IPPS</u>	V <sub>PP</sub> S
- ·	January Mattern				Erasure in progress	IPP1	V <sub>P</sub> o R
V <sub>IL</sub>	Input Low Voltage	~0.5	0.8	_ V	<u> </u>	IPP2	Vpp Pr
VIH	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V			
VOL	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> min	lpp3	V <sub>PP</sub> E
Vонı	Output High Voltage	2.4		V.	1 <sub>OH</sub> = -2.5 mA V <sub>CC</sub> = V <sub>CC</sub> min	V <sub>IL</sub>	Input L
VID	A <sub>9</sub> int <sub>e</sub> ligent Identifier™ Voltage	11.50	13.00	v	A <sub>9</sub> = V <sub>ID</sub>	VOL	Output
aıl	A <sub>9</sub> int <sub>e</sub> ligent Identifier™ Current		500	μА	A <sub>B</sub> == V <sub>ID</sub>	V <sub>OH1</sub>	Output
VppL	Vpp during Read-Only			<b></b> -	Notes Faces (Pages)	VOH2	
	Operations	0.00	V <sub>CC</sub> + 2.0V	v	Note: Erase/Program are Inhibited when Vpp = Vppt	V <sub>ID</sub>	A <sub>9</sub> int <sub>e</sub> Voltage
V <sub>РРН</sub>	Vpp during Read/Write Operations	12.50	13.00	٧		<sup>1</sup> 10	An inter
					·	J Vppi	Vpp di

## D.C. CHARACTERISTICS—CMOS COMPATIBLE

Symbol Parameter	Parameter	Limits		Unit	Test Conditions	VPPH VPP du
	Min	Max	0,,,,	1 est Conditions	Operat	
lu	Input Leakage Current		± 1.0	μА	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>	APACITANCE(1)
l <sub>r</sub> o	Output Leakage Current		± 1.0	μА	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>	Symbol
lccs	V <sub>∞</sub> Standby Current		100	Αц	V <sub>CC</sub> = V <sub>CC</sub> max CE = V <sub>H</sub>	Cour

Sempled, not 100%

Symbol	Parameter	Lin	nits	Unit	Test Conditions	
		Min	Max	0	- Test Conditions	
loc i	V <sub>CC</sub> Active Read Current		20	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE = V <sub>IL</sub> I = 6MHz, I <sub>OUT</sub> = 0 mA	
	Vcc Programming Current		30	mΛ	ČE V <sub>II</sub> Programming in progress	
	V <sub>CC</sub> Erase Current		30	mA	ČE = V <sub>IL</sub> Erasure in progress	
IPPS	Vpp Standby Current		1.0	μА	Vpp = VppL	
I <sub>PP1</sub>	Vpp Read Current		200	μА	Vpp = VppH	
lpp2	Vpp Programming Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in prograss	
lpp3	Vpp Erase Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in progress	
V <sub>A</sub>	Input Low Voltage	-0.5	0.8	V		
V <sub>M</sub>	Input High Voltage	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V		
Val	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> min	
VOH1	Output High Voltage	0.85 V <sub>CC</sub>		V	I <sub>OH</sub> = -2.5 mA V <sub>CC</sub> = V <sub>CC</sub> mir	
V <sub>OH2</sub>		V <sub>CC</sub> - 0.4		ľ	IOH = -100 μA VCC = VCC mi	
V <sub>ID</sub>	A <sub>9</sub> Int <sub>e</sub> ligent Identifier™ Voltage	11.50	13.00	٧	Ag = VID	
lo	A <sub>9</sub> inteligent Identifier™ Current		500	μА	Ag = V <sub>ID</sub>	
VPPL	Vpp during Read-Only Operations	0.00	V <sub>CC</sub> + 2.0	<b>v</b>	Note: Erase/Program are inhibited when Vpp = VppL	
V <sub>РРН</sub>	Vpp during Read/Write Operations	12.50	13.00	<b>v</b>	- PP-	

CAPACITANCE(1) TA = 25°C, I = 1.0 MHz

Symbol	Parameter	Lis	mits	Unit	
		Min	Max	- Unit	Conditions
CIN	Address/Control Capacitance		6	ρF	V <sub>IN</sub> = 0V
Cour	Output Capacitance		12	oF	VOUT : OV

NOTE: 1. Sampled, not 100% tested.

POWER-COWM

STANDBY

OUTPUTS ENABLED

DEVICE AND ADDRESS SELECTION


STAMOBY

POWER-UP


#### A.C. TEST COL IONS

Input Rise and Fall Timos (10% to 90%) . . . . . 10 ns Inpulse Pulse Levels . . . . . . . . . . . . . . .  $V_{OL}$  and  $V_{OHH}$ Input Timing Reference Level  $\dots\dots V_{IL}$  and  $V_{IH}$ Output Timing Reference Level ......  $V_{IL}$  and  $V_{IH}$ 

## A.C. TESTING LOAD CIRCUIT



## A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C Testing: Inputs are driven at  $V_{O(1)}$  for a logic "1" and  $V_{O(1)}$  for a logic "0". Testing measurements are made at  $V_{O(1)}$  for a logic "1" and  $V_{O(1)}$  for a logic "0". Rise/Fell time  $\leq$  10 ns.

## A.C. CHARACTERISTICS-READ-ONLY OPERATIONS

Versions		27F256-170P2C2		27F256-200P2C2		275255 252222		т—
Symbol	Characteristics	Min	Max	Min Max		27F256-250P2C2		Uni
IAVAV/IRC	Read Cycle Time	170		200	max	Min	Max	<u> </u>
IELOV/ICE	Chip Enable Access Time		170	200		250		ns
lavov/lacc			170		200		250	ns
IGLQY/IOE	Oulput Enable	<del> </del>	170		200		250	ns
	Access Time	ł	70		75		80	ns
teLOX/tLZ	Chip Enable to Output in Low Z	0		0				ns
EHQZ	Chip Enable to Output in High Z		55		60		65	ns
GLOX/IOLZ	Output Enable to Output in Low Z	0		0		0		
GHQZ/IDF	Output Disable to Output In High Z		35		45		55	ns
ОН	Output Hold from Address, CE, or OE Change (1)	0		0		0		ns ns
WHGL	Write Recovery Time Before Read	6		6		6		ns

#### NOTES:

- Whichever occurs first.
   Rise/Fall times ≤ 10 ns.

Figure 7. AC Waveforms for Read Operations

## A.C. CHARACTERISTICS—For Write/Erase/Program Operations(1)

27F256


Versions		27F256-170P2C2		27F256-200P2C2		27F256-250P2C2		Unit
Symbol	Characteristics	Min	Max	Min	Max	Min	Max	3,,,,
tavav/twc	Write Cycle Time	170	·	200		250		ns
lavwL/las	Address Set-up Time	0		0		0		เกร
lwlax/lah	Address Hold Time	60		75		90		ns
lovwh/los	Data Set-up Time	50		50		50		ns
twhox/toh	Data Hold Time	10		10		10		ns
twHGL .	Write Recovery Time Before Read	6		6		6		μs
lGHWL	Read Recovery Time Before Write	0		0		0		μз
IELWL/ICS	Chip Enable Set-up Time	0		0		0		ns
WHEH/ICH	Chip Enable Hold Time	0		0		0		ns
lwLwH/lwp	Write Pulse Width	50		60		75		ns
IWHWL/IWPH	Write Pulse Width High	50		60		75		ns
lwhwh1	Programming Operation	95	150	95	150	95	150	μэ
lwhwh2	Erase Operation	(2)	(2) + 5%	(2)	(2) + 5%	(2)	(2) + 5%	
<sup>(</sup> EHVP	Chip Enable Set-up Time to Vpp Ramp	100		100		100		ns
IVPEL	V <sub>PP</sub> Set-up Time to Chip Enable Low	100		100		100		ns


#### NOTES:

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.
- 2. The duration of each erase operation is variable and is calculated in the Quick-Erase<sup>™</sup> Algorithm. The duration of the current erase operation is equal to the truncated value of cumulative erase time divided by eight (integer divide).

#### TEW - Integer Divide (CUMTEW/8)

The duration of the erase operation actually applied can exceed the calculated value by a maximum tolerance of 5%. Refer to Figure 6 for additional details.





inlel





Figure 9. A.C. Waveforms for Erase Operations





VALID COMBINATIONS: D27F256-170P2C2 D27F256-200P2C2 D27F256-250P2C2





